* using log directory 'd:/Rcompile/CRANpkg/local/4.4/lulab.utils.Rcheck' * using R version 4.4.3 (2025-02-28 ucrt) * using platform: x86_64-w64-mingw32 * R was compiled by gcc.exe (GCC) 13.3.0 GNU Fortran (GCC) 13.3.0 * running under: Windows Server 2022 x64 (build 20348) * using session charset: UTF-8 * checking for file 'lulab.utils/DESCRIPTION' ... OK * this is package 'lulab.utils' version '0.0.4' * package encoding: UTF-8 * checking package namespace information ... OK * checking package dependencies ... OK * checking if this is a source package ... OK * checking if there is a namespace ... OK * checking for hidden files and directories ... OK * checking for portable file names ... OK * checking whether package 'lulab.utils' can be installed ... OK * checking installed package size ... OK * checking package directory ... OK * checking 'build' directory ... OK * checking DESCRIPTION meta-information ... OK * checking top-level files ... OK * checking for left-over files ... OK * checking index information ... OK * checking package subdirectories ... OK * checking code files for non-ASCII characters ... OK * checking R files for syntax errors ... OK * checking whether the package can be loaded ... [0s] OK * checking whether the package can be loaded with stated dependencies ... [0s] OK * checking whether the package can be unloaded cleanly ... [0s] OK * checking whether the namespace can be loaded with stated dependencies ... [0s] OK * checking whether the namespace can be unloaded cleanly ... [1s] OK * checking loading without being on the library search path ... [0s] OK * checking use of S3 registration ... OK * checking dependencies in R code ... WARNING Missing or unexported object: 'table1::render.strat.default' * checking S3 generic/method consistency ... OK * checking replacement functions ... OK * checking foreign function calls ... OK * checking R code for possible problems ... [3s] OK * checking Rd files ... [1s] OK * checking Rd metadata ... OK * checking Rd cross-references ... OK * checking for missing documentation entries ... OK * checking for code/documentation mismatches ... OK * checking Rd \usage sections ... OK * checking Rd contents ... OK * checking for unstated dependencies in examples ... OK * checking installed files from 'inst/doc' ... OK * checking files in 'vignettes' ... OK * checking examples ... [1s] OK * checking for unstated dependencies in 'tests' ... OK * checking tests ... [64s] ERROR Running 'testthat.R' [63s] Running the tests in 'tests/testthat.R' failed. Complete output: > # This file is part of the standard setup for testthat. > # It is recommended that you do not modify it. > # > # Where should you do additional test configuration? > # Learn more about the roles of various files in: > # * https://r-pkgs.org/testing-design.html#sec-tests-files-overview > # * https://testthat.r-lib.org/articles/special-files.html > > library(testthat) > library(lulab.utils) > > test_check("lulab.utils") wget is already installed on your system. Testing the download speed of CRAN mirrors... You can use the following command to set the fastest CRAN mirror: options(repos = c(CRAN = 'https://mirrors.qlu.edu.cn/CRAN/')) wget is already installed on your system. But we will use the default download method. wget is already installed on your system. And we will use wget to download files. --2025-09-29 14:00:48-- https://eternallybored.org/misc/wget/1.21.4/64/wget.exe Loaded CA certificate '/usr/ssl/certs/ca-bundle.crt' Resolving eternallybored.org (eternallybored.org)... 84.255.206.8, 2a01:260:4094:1:42:42:42:42 Connecting to eternallybored.org (eternallybored.org)|84.255.206.8|:443... connected. HTTP request sent, awaiting response... 200 OK Length: 7046072 (6.7M) [application/octet-stream] Saving to: 'D:\\temp\\2025_09_29_01_50_00_31777\\RtmpQpYx2g\\file1d67c42182ed1' 0K .......... .......... .......... .......... .......... 0% 1.02M 7s 50K .......... .......... .......... .......... .......... 1% 2.04M 5s 100K .......... .......... .......... .......... .......... 2% 18.7M 3s 150K .......... .......... .......... .......... .......... 2% 24.3M 3s 200K .......... .......... .......... .......... .......... 3% 2.23M 3s 250K .......... .......... .......... .......... .......... 4% 22.1M 2s 300K .......... .......... .......... .......... .......... 5% 23.1M 2s 350K .......... .......... .......... .......... .......... 5% 17.9M 2s 400K .......... .......... .......... .......... .......... 6% 3.06M 2s 450K .......... .......... .......... .......... .......... 7% 13.3M 2s 500K .......... .......... .......... .......... .......... 7% 24.1M 1s 550K .......... .......... .......... .......... .......... 8% 29.1M 1s 600K .......... .......... .......... .......... .......... 9% 24.9M 1s 650K .......... .......... .......... .......... .......... 10% 2.73M 1s 700K .......... .......... .......... .......... .......... 10% 19.9M 1s 750K .......... .......... .......... .......... .......... 11% 30.3M 1s 800K .......... .......... .......... .......... .......... 12% 29.0M 1s 850K .......... .......... .......... .......... .......... 13% 24.3M 1s 900K .......... .......... .......... .......... .......... 13% 3.04M 1s 950K .......... .......... .......... .......... .......... 14% 8.87M 1s 1000K .......... .......... .......... .......... .......... 15% 21.2M 1s 1050K .......... .......... .......... .......... .......... 15% 28.6M 1s 1100K .......... .......... .......... .......... .......... 16% 25.9M 1s 1150K .......... .......... .......... .......... .......... 17% 30.2M 1s 1200K .......... .......... .......... .......... .......... 18% 2.75M 1s 1250K .......... .......... .......... .......... .......... 18% 28.4M 1s 1300K .......... .......... .......... .......... .......... 19% 29.0M 1s 1350K .......... .......... .......... .......... .......... 20% 26.4M 1s 1400K .......... .......... .......... .......... .......... 21% 23.5M 1s 1450K .......... .......... .......... .......... .......... 21% 2.74M 1s 1500K .......... .......... .......... .......... .......... 22% 25.8M 1s 1550K .......... .......... .......... .......... .......... 23% 23.3M 1s 1600K .......... .......... .......... .......... .......... 23% 25.1M 1s 1650K .......... .......... .......... .......... .......... 24% 28.7M 1s 1700K .......... .......... .......... .......... .......... 25% 2.68M 1s 1750K .......... .......... .......... .......... .......... 26% 33.3M 1s 1800K .......... .......... .......... .......... .......... 26% 33.3M 1s 1850K .......... .......... .......... .......... .......... 27% 29.1M 1s 1900K .......... .......... .......... .......... .......... 28% 25.3M 1s 1950K .......... .......... .......... .......... .......... 29% 2.72M 1s 2000K .......... .......... .......... .......... .......... 29% 31.4M 1s 2050K .......... .......... .......... .......... .......... 30% 30.0M 1s 2100K .......... .......... .......... .......... .......... 31% 22.1M 1s 2150K .......... .......... .......... .......... .......... 31% 30.7M 1s 2200K .......... .......... .......... .......... .......... 32% 2.71M 1s 2250K .......... .......... .......... .......... .......... 33% 20.0M 1s 2300K .......... .......... .......... .......... .......... 34% 31.0M 1s 2350K .......... .......... .......... .......... .......... 34% 24.1M 1s 2400K .......... .......... .......... .......... .......... 35% 27.3M 1s 2450K .......... .......... .......... .......... .......... 36% 2.79M 1s 2500K .......... .......... .......... .......... .......... 37% 26.3M 1s 2550K .......... .......... .......... .......... .......... 37% 23.8M 1s 2600K .......... .......... .......... .......... .......... 38% 37.8M 1s 2650K .......... .......... .......... .......... .......... 39% 44.0M 1s 2700K .......... .......... .......... .......... .......... 39% 2.63M 1s 2750K .......... .......... .......... .......... .......... 40% 19.3M 1s 2800K .......... .......... .......... .......... .......... 41% 31.0M 1s 2850K .......... .......... .......... .......... .......... 42% 27.3M 0s 2900K .......... .......... .......... .......... .......... 42% 29.0M 0s 2950K .......... .......... .......... .......... .......... 43% 2.01M 0s 3000K .......... .......... .......... .......... .......... 44% 28.6M 0s 3050K .......... .......... .......... .......... .......... 45% 28.8M 0s 3100K .......... .......... .......... .......... .......... 45% 20.1M 0s 3150K .......... .......... .......... .......... .......... 46% 29.2M 0s 3200K .......... .......... .......... .......... .......... 47% 2.33M 0s 3250K .......... .......... .......... .......... .......... 47% 24.7M 0s 3300K .......... .......... .......... .......... .......... 48% 21.8M 0s 3350K .......... .......... .......... .......... .......... 49% 17.5M 0s 3400K .......... .......... .......... .......... .......... 50% 36.0M 0s 3450K .......... .......... .......... .......... .......... 50% 2.92M 0s 3500K .......... .......... .......... .......... .......... 51% 32.5M 0s 3550K .......... .......... .......... .......... .......... 52% 31.7M 0s 3600K .......... .......... .......... .......... .......... 53% 28.6M 0s 3650K .......... .......... .......... .......... .......... 53% 34.9M 0s 3700K .......... .......... .......... .......... .......... 54% 1.88M 0s 3750K .......... .......... .......... .......... .......... 55% 29.8M 0s 3800K .......... .......... .......... .......... .......... 55% 26.4M 0s 3850K .......... .......... .......... .......... .......... 56% 20.4M 0s 3900K .......... .......... .......... .......... .......... 57% 30.6M 0s 3950K .......... .......... .......... .......... .......... 58% 2.65M 0s 4000K .......... .......... .......... .......... .......... 58% 27.9M 0s 4050K .......... .......... .......... .......... .......... 59% 29.9M 0s 4100K .......... .......... .......... .......... .......... 60% 24.1M 0s 4150K .......... .......... .......... .......... .......... 61% 28.7M 0s 4200K .......... .......... .......... .......... .......... 61% 2.79M 0s 4250K .......... .......... .......... .......... .......... 62% 25.7M 0s 4300K .......... .......... .......... .......... .......... 63% 30.2M 0s 4350K .......... .......... .......... .......... .......... 63% 25.2M 0s 4400K .......... .......... .......... .......... .......... 64% 30.5M 0s 4450K .......... .......... .......... .......... .......... 65% 26.1M 0s 4500K .......... .......... .......... .......... .......... 66% 1.15M 0s 4550K .......... .......... .......... .......... .......... 66% 23.9M 0s 4600K .......... .......... .......... .......... .......... 67% 17.6M 0s 4650K .......... .......... .......... .......... .......... 68% 22.4M 0s 4700K .......... .......... .......... .......... .......... 69% 20.5M 0s 4750K .......... .......... .......... .......... .......... 69% 2.81M 0s 4800K .......... .......... .......... .......... .......... 70% 28.2M 0s 4850K .......... .......... .......... .......... .......... 71% 19.0M 0s 4900K .......... .......... .......... .......... .......... 71% 25.2M 0s 4950K .......... .......... .......... .......... .......... 72% 25.6M 0s 5000K .......... .......... .......... .......... .......... 73% 2.96M 0s 5050K .......... .......... .......... .......... .......... 74% 27.2M 0s 5100K .......... .......... .......... .......... .......... 74% 32.0M 0s 5150K .......... .......... .......... .......... .......... 75% 38.6M 0s 5200K .......... .......... .......... .......... .......... 76% 24.6M 0s 5250K .......... .......... .......... .......... .......... 77% 2.72M 0s 5300K .......... .......... .......... .......... .......... 77% 26.9M 0s 5350K .......... .......... .......... .......... .......... 78% 23.8M 0s 5400K .......... .......... .......... .......... .......... 79% 28.8M 0s 5450K .......... .......... .......... .......... .......... 79% 25.2M 0s 5500K .......... .......... .......... .......... .......... 80% 2.83M 0s 5550K .......... .......... .......... .......... .......... 81% 22.8M 0s 5600K .......... .......... .......... .......... .......... 82% 20.6M 0s 5650K .......... .......... .......... .......... .......... 82% 29.8M 0s 5700K .......... .......... .......... .......... .......... 83% 25.4M 0s 5750K .......... .......... .......... .......... .......... 84% 2.91M 0s 5800K .......... .......... .......... .......... .......... 85% 25.2M 0s 5850K .......... .......... .......... .......... .......... 85% 21.7M 0s 5900K .......... .......... .......... .......... .......... 86% 31.0M 0s 5950K .......... .......... .......... .......... .......... 87% 26.0M 0s 6000K .......... .......... .......... .......... .......... 87% 2.80M 0s 6050K .......... .......... .......... .......... .......... 88% 26.2M 0s 6100K .......... .......... .......... .......... .......... 89% 12.8M 0s 6150K .......... .......... .......... .......... .......... 90% 36.6M 0s 6200K .......... .......... .......... .......... .......... 90% 39.9M 0s 6250K .......... .......... .......... .......... .......... 91% 3.12M 0s 6300K .......... .......... .......... .......... .......... 92% 16.5M 0s 6350K .......... .......... .......... .......... .......... 93% 22.6M 0s 6400K .......... .......... .......... .......... .......... 93% 16.4M 0s 6450K .......... .......... .......... .......... .......... 94% 43.4M 0s 6500K .......... .......... .......... .......... .......... 95% 50.4M 0s 6550K .......... .......... .......... .......... .......... 95% 2.78M 0s 6600K .......... .......... .......... .......... .......... 96% 14.1M 0s 6650K .......... .......... .......... .......... .......... 97% 19.8M 0s 6700K .......... .......... .......... .......... .......... 98% 25.3M 0s 6750K .......... .......... .......... .......... .......... 98% 26.6M 0s 6800K .......... .......... .......... .......... .......... 99% 3.23M 0s 6850K .......... .......... .......... 100% 13.6M=0.8s 2025-09-29 14:00:50 (8.37 MB/s) - 'D:\\temp\\2025_09_29_01_50_00_31777\\RtmpQpYx2g\\file1d67c42182ed1' saved [7046072/7046072] [ FAIL 1 | WARN 0 | SKIP 0 | PASS 11 ] ══ Failed tests ════════════════════════════════════════════════════════════════ ── Error ('test-Table1.R:12:3'): making Table1 in SCI papers works ───────────── Error in `render.strat(x, ..., transpose = transpose)`: argument "n" is missing, with no default Backtrace: ▆ 1. └─lulab.utils::Table1(...) at test-Table1.R:12:3 2. ├─table1::table1(...) 3. └─table1:::table1.formula(...) 4. └─table1:::table1.default(...) 5. └─table1:::.table1.internal(...) 6. └─lulab.utils (local) render.strat(x, ..., transpose = transpose) 7. └─base::ifelse(...) [ FAIL 1 | WARN 0 | SKIP 0 | PASS 11 ] Error: Test failures Execution halted * checking for unstated dependencies in vignettes ... OK * checking package vignettes ... OK * checking re-building of vignette outputs ... [2s] OK * checking PDF version of manual ... [17s] OK * checking HTML version of manual ... [1s] OK * DONE Status: 1 ERROR, 1 WARNING